



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/806,301	03/22/2004	Jae-Yoon Yoo	SAM-0564	1809

7590 05/20/2005
Steven M. Mills
MILLS & ONELLO LLP
Suite 605
Eleven Beacon Street
Boston, MA 02108

EXAMINER

LINDSAY JR, WALTER LEE

ART UNIT	PAPER NUMBER
----------	--------------

2812

DATE MAILED: 05/20/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

11A

Office Action Summary	Application No. 10/806,301	Applicant(s) YOO ET AL.	
	Examiner Walter L. Lindsay, Jr.	Art Unit 2812	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-33 is/are pending in the application.
- 4a) Of the above claim(s) ____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) ____ is/are allowed.
- 6) ☒ Claim(s) 1-3, 11-16, 18-20, 25, 27-32 and 89 is/are rejected.
- 7) ☒ Claim(s) 4-7, 10, 17, 21-24, 26 and 33 is/are objected to.
- 8) ☐ Claim(s) ____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on ____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. ____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|--|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. ____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>3/22/2004</u> . | 6) <input type="checkbox"/> Other: ____ |

DETAILED ACTION

This Office Action is in response to an Application filed 3/22/2004.

Currently, claims 1-33 are pending.

Specification

1. The disclosure is objected to because of the following informalities:

"discreteswitching" on page 1, line 16, should be "discrete switching".

Appropriate correction is required.

2. The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. Claims 1-3, 8-9, 11-16, 18-20, 25 and 27-32 are rejected under 35 U.S.C. 102(e) as being anticipated by Chau et al. (U.S. Patent No. 6,518,155, filed 6/30/1997).

Chau shows the method as claimed in Figs. 3A-3I and corresponding text as:
forming an insulated gate pattern on a semiconductor substrate (300), the insulated gate pattern (301) including a silicon pattern (320) and a sacrificial layer pattern (322)

Art Unit: 2812

sequentially stacked (col. 5, line 47-col. 6, line 20); forming spacers (330) covering sidewalls of the gate pattern (col. 6, line 32-46); injecting impurity ions into the semiconductor substrate using the spacers and the gate pattern as ion injection masks to form source/drain regions (331, 333)(col. 7, lines 7-23); removing the sacrificial layer pattern on the semiconductor substrate having the source/drain regions to expose the silicon pattern (col. 7, lines 7-23); and converting the exposed silicon pattern into a gate silicide layer, and concurrently selectively forming source/drain silicide layers at surfaces of the source/drain regions (col. 7, lines 51-67) (claim 1). Chau teaches that the semiconductor substrate is one of a single crystal silicon substrate, a silicon-on-insulator (SOI) substrate, and a strained silicon substrate (col. 4, line 66-col. 5, line 10) (claim 2). Chau teaches that sequentially forming a gate insulating layer and a silicon layer on the semiconductor substrate (col. 5, lines 11-67); forming a sacrificial layer on the semiconductor substrate having the silicon layer; and sequentially patterning the sacrificial layer and the silicon layer (col. 6, lines 1-20) (claim 3). Chau teaches doping the silicon layer on top of the semiconductor substrate with impurities to control a threshold voltage (col. 7, lines 7-23) (claim 8). Chau teaches that injecting impurity ions into the semiconductor substrate using the gate pattern as an ion injection mask to form an LDD and a halo prior to formation of the spacers (col. 6, lines 21-31) (claim 9). Chau teaches that the spacers are formed of an insulating layer having an etch selectivity with respect to the sacrificial layer pattern (col. 6, lines 32-46) (claim 11). Chau teaches that the insulating layer having the etch selectivity is composed of multiple layers including a silicon oxide layer and a silicon nitride layer (col. 6, lines 32-46) (claim 12). Chau

Art Unit: 2812

teaches that a metal layer (334) is formed on the semiconductor substrate having the exposed silicon pattern (col. 7, lines 24-34); annealing the metal layer until the exposed silicon pattern is silicided (col. 7, lines 35-50) and removing the unreacted portion of the metal layer remaining on the spacers (col. 7, lines 35-50) (claim 13). Chau teaches that the metal layer comprises at least one metal layer comprising a metal selected from the group consisting of Ni, Co, W, and Ti (col. 7, lines 24-34) (claim 14). Chau teaches that the metal layer comprises an alloy of a metal selected from the group consisting of Ni, Co, W, and Ti (col. 7, lines 24-34) (claim 15). Chau teaches that the metal layer is one of nickel layer and a nickel alloy layer (col. 8, lines 1-8) (claim 16). Chau shows the method as claimed in Figs. 3A-3I and corresponding text as: defining an NMOS transistor region (314) and a PMOS transistor region (316) on a predetermined portion of a semiconductor substrate (col. 5, lines 47-49); forming insulated gate patterns on the NMOS transistor region and the PMOS transistor region, each of the insulated gate patterns including a silicon pattern and a sacrificial layer pattern sequentially stacked (col. 6, lines 1-20); forming spacers covering sidewalls of the gate patterns (col. 6, lines 32-46); injecting impurity ions into the NMOS transistor region and the PMOS transistor region using the gate patterns and the spacers as ion injection masks to form source/drain regions (col. 7, lines 7-23); removing the sacrificial layer patterns on the semiconductor substrate having the source/drain regions to expose the silicon patterns (col. 7, lines 7-23); and converting the exposed silicon patterns into gate silicide layers, and concurrently selectively forming source/drain silicide layers at surfaces of the source/drain regions (col. 7, lines 35-50) (claim 18). Chau teaches that the

Art Unit: 2812

semiconductor substrate is one of a single crystal silicon substrate, a silicon-on-insulator (SOI) substrate, and a strained silicon substrate (col. 4, line 66-col. 5, line 10) (claim 19). Chau teaches that sequentially forming a gate insulating layer and a silicon layer on the semiconductor substrate (col. 5, lines 11-67); forming a sacrificial layer on the semiconductor substrate having the silicon layer; and sequentially patterning the sacrificial layer and the silicon layer (col. 6, lines 1-20) (claim 20). Chau teaches that injecting impurity ions into the NMOS transistor region and the PMOS transistor region on the semiconductor substrate using the gate patterns as an ion injection mask to form LDD's and halos prior to formation of the spacers (col. 6, lines 21-31) (claim 25). Chau teaches that the spacers are formed of an insulating layer having an etch selectivity with respect to the sacrificial layer pattern (col. 6, lines 32-46) (claim 27). Chau teaches that the insulating layer having the etch selectivity is composed of multiple layers including a silicon oxide layer and a silicon nitride layer (col. 6, lines 32-46) (claim 28). Chau teaches that a metal layer (334) is formed on the semiconductor substrate having the exposed silicon pattern (col. 7, lines 24-34); annealing the metal layer until the exposed silicon pattern is silicided (col. 7, lines 35-50) and removing the unreacted portion of the metal layer remaining on the spacers (col. 7, lines 35-50) (claim 29). Chau teaches that the metal layer comprises at least one metal layer comprising a metal selected from the group consisting of Ni, Co, W, and Ti (col. 7, lines 24-34) (claim 30). Chau teaches that the metal layer comprises an alloy of a metal selected from the group consisting of Ni, Co, W, and Ti (col. 7, lines 24-34) (claim 31). Chau teaches that the metal layer is one of nickel layer and a nickel alloy layer (col. 8, lines 1-8) (claim 32).

Allowable Subject Matter

5. Claims 4-7, 10, 17, 21-24, 26 and 33 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

6. The following is a statement of reasons for the indication of allowable subject matter: the prior art, either singly or in combination fails to anticipate or render obvious, the limitations of:

...further comprising doping the silicon layer with impurities to control a threshold voltage prior to formation of the sacrificial layer, as required by claim 4, as it depends from claim 3;

...further comprising forming offset spacers covering the sidewalls of the gate pattern prior to formation of the LDD and the halo, as required by claims 10 and 26, as it depends from claims 9 and 25 respectively;

...further comprising forming a selective epitaxial growth layer on the source/drain regions before removing the sacrificial layer pattern, as required by claims 17 and 33, as it depends on claims 1 and 18, respectively;

... further comprising doping the silicon layer on the upper portion of the NMOS transistor region and the PMOS transistor region with impurities to control a threshold voltage prior to formation of the sacrificial layer, as required by claim 21, as it depends from claim 20; and

...further comprising injecting impurity ions into the NMOS transistor region and the PMOS transistor region on the semiconductor substrate using the gate patterns as

Art Unit: 2812

an ion injection mask to form LDDs and halos prior to formation of the spacers, as required by claim 24 as it depends from claim 20.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Walter L. Lindsay, Jr. whose telephone number is (571) 272-1674. The examiner can normally be reached on Monday-Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael S. Lebentritt can be reached on (571) 272-1873. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Walter L. Lindsay, Jr.
Examiner
Art Unit 2812

WLL
May 13, 2005

